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I. INTRODUCTION
Flash memories have enhanced flexibility relative to readonly memories (EPROM) that are electrically programmable but erasable via ultraviolet exposure. Because of larger chip area and power consumption, electrically erasable and programmable read-only memories (EEPROM) are adopted for specific applications only. There has been much research on nanoflash devices with high density, small power consumption, and high access speed, but with the dimensions of the floating gate reaching the sub-100 nm range the fabrication process becomes difficult to control. Several fabrication technologies have been developed for floating-gate flash memories. The nanoparticle dots that are embedded in the oxide layer between a control gate and a channel act as floating memory nodes. It is easy to obtain a small floating gate, but the nanoparticles are invariably randomly deposited.
1 To generate floating dots for a SOI flash memory device, Tang et al.
2 made use of a rate of oxidation on silicon that varies with concentration of doping. Choi et al. utilized atomic layer doping to fabricate a flash memory with a side channel and a side floating gate.
3 Futatsugi et al. developed a Si singleelectron memory having an ultra-small floating gate, called a floating dot, stacked on a channel with a self-aligned process; to obtain a narrow channel field-emission microscopy (FET), a line pattern of chloromethyl polystyrene resist was formed with a width of 70 nm and a length of about 200 nm using electron-beam lithography.
4
Traditional flash memories use one floating gate for each memory cell. The floating gate is generally located near the transistor channel so that the floating gate can be charged via a tunneling current from the channel. Here we describe the fabrication of a nanoflash device with self-aligned double floating gates based on a scanning probe lithography (SPL) technique and anisotropic tetramethylammonium hydroxide (TMAH) wet etching, and demonstrate the electrical properties of nanoflash devices with double-floating side gates.
II. EXPERIMENTS
The devices are fabricated on a p-type separation by implantation of oxygen wafer with silicon 75 nm thick and buried silicon dioxide 350 nm thick. After wafer cleaning, a thermally oxidized SiO 2 layer 30 nm thick was formed on the sample surface. The first optical mask was then used to remove thermal oxide to define the active area of a device. Local oxidation was performed by SPL in ambient condia)
Electronic mail: jtsheu@faculty.nctu.edu.tw tions using a PtIr tip to generate nano-oxide patterns along the [001] and [111] directions. SiNW were generated with tetramethylammonium hydroxide (TMAH) wet etching solution. A layer of tunneling oxide of a thickness of 8 nm was also deposited on the SiNW. Subsequently, a polysilicon film of a thickness of 100 nm was deposited on the SiNW with low-pressure chemical vapor deposition (LPCVD). Nanostructures of a nanoflash device with polysilicon doublefloating side gates were obtained in the [111] part of a SiNW after reactive ion etching (RIE) etching. Because sidewalls were slanted, polysilicon on the SiNW was all etched away along the [001] direction. After deposition of nitride with LPCVD as gate dielectric and an aluminum layer, both top gate and source-drain pads were defined by photolithography. The process flow is depicted in Fig. 1 .
III. RESULTS AND DISCUSSION
Anisotropic wet etching can also make a hexagonal pit array by patterning an oxide grid in a silicon wafer with (110) orientation; this pit is surrounded by four vertical and two slanted {111} planes, but alignment along the right crystal direction is crucial to obtain a vertical sidewall nanostructure. In this work, when oxide patterns generated by SPL were not aligned along vertical {111} planes, the etched hexagonal pit was distorted such that SiNW with slanted sidwalls were obtained. SiNW with vertical and slanted sidewalls were obtained using anisotropic wet etching features. ductor industry.
5 Moreover, the etching rate and the surface roughness on silicon with KOH solution are difficult to control in nanofabrication. In contrast, although TMAH wet etching produces slower etching than that with KOH solution, its etching selectivity between silicon and SiO 2 is superior. TMAH wet etching also demonstrated superior surface roughness than after KOH wet etching. Both selectivity and surface roughness are important factors for nanofabrication, especially when a thin oxide is used as the etching mask. 6 We adopted TMAH to serve as wet anisotropic etching solution to obtain silicon nanostructures.
Oxide patterns formed on the silicon surface by SPL served as a mask for wet etching with TMAH solution. + ͒ from the dissociation of TMAH apparently decrease rates of etching of high index crystallographic planes. TMA + adsorbed on these high-index crystallographic planes and hindered access of the etching agent (OH − ions) to the surface. 7, 8 As shown in the inset of Fig.  3(a) , slant planes invariably form at the bottom of a vertical channel sidewall. As shown in Fig. 3(b) , floating gates formed only at the region of a vertical sidewall of a SiNW. Polysilicon coated along [001] was all etched away after RIE etching. The floating gates formed at sidewalls of a SiNW along [111] have a width of 40 nm and a length of 500 nm. With a structure of double floating side gates, they are electrically coupled with the channel of a SiNW. Changes in the source or drain current due to charging/discharging (programming/erase) of floating gates are to be expected.
When electrons tunnel into floating gates (programming), the sidewalls of p-type SiNW accumulate such that the conductivity of the SiNW increases, whereas when electrons are pumped out from the floating gates (erasure), the conductivity of SiNW decreases. Figure 4(a) shows the I ds − V ds characteristics of nanoflash memory devices when V ds was swept from 0 to 8 V. During programming, a bias of +20 V was applied to the control gate and a bias of −10 V to the drain. Programming results in electrons tunneling from the channel to floating gates according to the Fowler-Nordheim mechanism. For erasing, a bias of −20 V was applied to the control gate and a bias of +10 V to the drain to pump electrons from the floating gates. As depicted in Fig. 4(a) , operation window narrowing was observed in the I-V characteristics of a nanoflash device after that device was programmed and erased up to 1000 times. The duration of each program is 10 s. The operation window narrowing is expected to be reduced if silicon nitride was replaced by the silicon oxide in the process. When V ds was operated at 8 V, the drain current on/off ratio is approximately 7. Figure 4(b) shows characteristics of the nanoflash with respect to the variation of duration of the program. A decreased duration of the program resulted in a decrease of tunneling electrons into the floating gate such that a smaller conductance was observed, but a difference between on/off currents is still clearly identified even with the duration of programming down to 0.001 s.
IV. CONCLUSIONS
A self-aligned technology for nanoflash devices with double floating gates is reported using scanning probe lithography and anisotropic wet etching. On a (110) SOI silicon wafer, along [001] and [111] directions, a silicon nanowire was generated with local oxidation by SPL followed by wet etching with tetramethylammonium hydroxide (TMAH) solution. Polysilicon self-aligned floating gates of a width of approximately 40 nm and a length of 500 nm were fabricated. Programming and erasing of the nanoflash device were performed, and an on/off current ratio up to 7 was obtained. The fabricated nanoflash device with duration of programming down to 0.001 s still demonstrated the electrical features of memory.
